

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO. Box 1450 Alexandra, Virginia 22313-1450 www.uspro.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/768,556 01/25/2001 Yukihiro Inoue L8462.01101 5136

7590

07/16/2003

STEVENS, DAVIS, MILLER & MOSHER, L.L.P. Suite 850
1615 L Street, N.W.
Washington, DC 20036

EXAMINER

PAPER NUMBER


GEBREMARIAM, SAMUEL A

ART UNIT

DATE MAILED: 07/16/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application I	<u> </u>		10m	
		₩.	Application I	NO.	Applicant(s)		
	Offic	Action Summary	09/768,556			INOUE, YUKIHIRO	
		•	Examiner		Art Unit		
Th	e MAIL	ING DATE of this communication ap	Samuel A Get	premariam	2811		
Peri df r R	ply	ap	pears on in co	ver sneet with the co	orrespondence add	ress	
- Extensions after SIX (6 - If the period - If NO period - Failure to re - Any reply re	of time m) MONTH for reply for reply ply within ceived by	STATUTORY PERIOD FOR REPL ATE OF THIS COMMUNICATION. ay be available under the provisions of 37 CFR 1. S from the mailing date of this communication. specified above is less than thirty (30) days, a repl is specified above, the maximum statutory period the set or extended period for reply will, by statute the Office later than three months after the mailing justment. See 37 CFR 1.704(b).	136(a). In no event, he by within the statutory is will apply and will expi	owever, may a reply be time minimum of thirty (30) days ire SIX (6) MONTHS from th	ely filed will be considered timely.	munication.	
1)⊠ Res	sponsiv	ve to communication(s) filed on 28 /	April 2003				
2a)☐ Thi	s action		is action is non-	-final			
3)☐ Sine	ce this	application is in condition for allows	anco ovocat for	£			
clos Disposition of	ed in a f Claim	accordance with the practice under	Ex parte Quayle	e, 1935 C.D. 11, 45	secution as to the 3 O.G. 213.	merits is	
4)⊠ Clain	n(s) <u>5-</u>	8 and 11-14 is/are pending in the a	pplication.				
4a) O	f the a	bove claim(s) is/are withdraw	vn from conside	eration.			
5)∐ Clain	n(s)	is/are allowed.					
6)⊠ Clain	n(s) <u>5-8</u>	<i>and 11-14</i> is/are rejected.					
7)☐ Claim	n(s)	is/are objected to.					
8)∏ Claim Application Pa	n(s) pers	are subject to restriction and/or	election require	ement.			
	-	tion is objected to by the Examiner					
10)☐ The dr	awing(s) filed on is/are: a) accept	ed or h) Tohion	tada baaba e			
Appli	icant ma	ay not request that any objection to the	drawing(s) he he	led to by the Examil	ier.		
11)∐ The pr	oposed	drawing correction filed on	is: a) ☐ approve	ed b) disapprove	37 CFR 1.85(a).		
lf app	proved,	corrected drawings are required in repl	v to this Office ac	tion	u by the Examiner.		
12) <u>□</u> The oa	th or d	eclaration is objected to by the Exa	miner.				
		C. §§ 119 and 120					
		nent is made of a claim for foreign	Oriority under 35	5119C & 110(a) (a	I) a= (0		
a)∐ All	b)□ s	Some * c)☐ None of:	and of	7 0.0.0. § 119(a)-(t	i) OF (f).		
		d copies of the priority documents	have heen rece	ived			
2.	Certifie	d copies of the priority documents i	have been rece	ived in Application 1	u.		
3.□ (Copies	of the certified copies of the priority	documente ha	vo boon manti in it.	NO		
* See the	attache	ed detailed Office action for a list of	the certified co	7.2(a)). pies not received	-		
14) Acknowl	edgme	nt is made of a claim for domestic	priority under 35	U.S.C & 119(e) (fo) a provisional ann	liantiam)	
a) 🗀 🖽	e crans	lation of the foreign language provisint is made of a claim for domestic	sional applicatio	n haa haan		ilcation).	
tachment(s)	-	· · · · · · · · · · · · · · · · · · ·	ononcy under 35	0.3.0. 99 120 and	vor 121.		
Notice of Refer	ences C	ited (PTO-892)	4) 🗍	Interview Summer Com-	2.440. =		
	sperson's	Patent Drawing Review (PTO 049)	5)	Interview Summary (PTo Notice of Informal Paten	J-413) Paper No(s) t Application (PTO-152		
Patent and Trademark Offi		Statement(s) (PTO-1449) Paper No(s)	6) 🗌 (Other: .	71	,	
)-326 (Rev. 04-01)	Le .	Office Action	Summary	Dod	of Paper No. 17		



Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 13 and 14 recite the limitation "said diffusion layer of the first conductivity type is formed so as not to be substantially present below said gate insulator film and is formed so as to be in contact (separated by a predetermined distance (claim 14)) with said protruding portions" in the claims. As indicated in figure 1B, the diffusion layer 7 is formed under the gate insulator layer, but it not clear where it contacts the protruding portion. Also layer 7 is clearly formed below the gate insulator film. Applicant is required to clarify the claimed invention in order to examine the case thoroughly.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 14 and 6 in so far in compliance of 35 U.S.C. 112 and as best understood by the examiner are rejected under 35 U.S.C. 102(b) as being anticipated by Pfiester US patent No. 4,918,510.

Pfiester teaches (fig. 3) a semiconductor device comprising: a source side offset diffusion layer region (44) and a drain side offset: diffusion layer region (42) of a second conductivity type in a transistor formed, so as to be separated from each other, in a

Application/Control Number: 09/768,556

Art Unit: 2811

predetermined region in a region of a first conductivity type in a semiconductor substrate (36); a gate insulator film (48) region formed between the source side offset diffusion layer region (44) and the drain side offset diffusion layer region (42); a gate electrode (46) formed on the gate insulator film region, and a diffusion layer (40) of the first conductivity type of which the impurity concentration is higher than that of the region of the first conductivity type and which is formed so as to surround the source side offset diffusion layer region (44), the drain side offset diffusion layer region (42) and the gate insulator film region, wherein both ends of the gate insulator film region, in the channel width direction, form protruding portions (54) that, protrude at the borders of the source side offset diffusion layer region and of the drain side offset diffusion layer region in the direction toward the diffusion layer of the first conductivity type, and wherein the diffusion layer of the first conductivity type is formed so as to surround the protruding portions and so as to be separated from the protruding portions by a predetermined distance.

Regarding claim 6, Pfiester teaches (fig. 3) the entire claimed structure of claim 14 above including the diffusion layer (40) of the first conductivity type is a channel stopper region.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/768,556

Art Unit: 2811

Claims 13 and 5, are rejected under 35 U.S.C. 103(a) as being unpatentable over Pfiester in view of Nagatomo et al. US Patent No. 5,164,806.

Regarding claim 13, Pfiester teaches substantially the entire claimed structure of claim 14 above including the diffusion layer of the first conductivity type is formed so as not to be substantially present below the gate insulator film region.

Pfiester does not teach the diffusion layer is formed so as to be in contact with the protruding portions.

Nagatomo teaches (fig. 4) forming region (15) between region (5a) and channel stop layer (8) for forming MOS transistor. The formation of region (15) increases the breakdown voltage of the junction.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the impurity region taught by Nagatomo in the structure of Pfiester in order to increase breakdown voltage. The modified structure of Pfiester would have the diffusion layer contacting the protruding portion.

Regarding claim 5, Pfiester teaches substantially (fig. 3) the entire claimed structure of claim 13 above including the diffusion layer (40) of the first conductivity type is a channel stopper region.

Claims 11, 12, 7 and 8 in so far in compliance of 35 U.S.C. 112 and as best understood by the examiner are rejected under 35 U.S.C. 103(a) as being unpatentable over Pfiester, Nagatomo in view of Murakami US patent No. 4,819,045.

Regarding claims 11 and 12, Pfiester teaches substantially (fig. 3) the entire claimed structure of claims 13 and 14 above including the source side offset diffusion

Application/Control Number: 09/768,556

Art Unit: 2811

layer and the drain side offset diffusion layer are lower in impurity concentration than diffusion layer.

Pfiester fails to teach the transistor is a high voltage transistor.

The use of MOS transistors for high voltage application is conventional and also Murakami teaches the use MOS transistor for high voltage application.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the structure of Pfiester for high voltage application as taught by Murakami for improved withstand of high voltage application.

Regarding claims 7 and 8, Pfiester teaches substantially (fig. 3) the entire claimed structure of claims 13 and 14 above including the diffusion layer of the first conductivity type is a channel stopper region (40).

Response to Arguments

4. Applicant's arguments with respect to claims 9-12 and 5-8 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel Admassu Gebremariam whose telephone number is 703 305 1913. The examiner can normally be reached on 8:00am-4: 30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 305-7646. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Samuel Admassu Gebremariam July 11, 2003

Printer Color